A Nail-size Piezoelectric Energy Harvesting System Integrating a MEMS Transducer and a CMOS Interface Circuit

Sijun Du, Member, IEEE, Yu Jia, Member, IEEE, Chun Zhao, Member, IEEE, Gehan A. J. Amaratunga and Ashwin A. Seshia, Senior Member, IEEE

Abstract—Piezoelectric vibration energy harvesting has drawn much interest to power distributed wireless sensor nodes for Internet of Things (IoT) applications where ambient kinetic energy is available. For certain applications, the harvesting system should be small and able to generate sufficient output power. Standard rectification topologies such as the full-bridge rectifier are typically inefficient when adapted to power conditioning from miniaturized harvesters. Therefore, active rectification circuits have been researched to improve overall power conversion efficiency, and meet both the output power and miniaturization requirements while employing a MEMS harvester. In this paper, a MEMS piezoelectric energy harvester is designed and co-integrated with an active rectification circuit designed in a CMOS process to achieve high output power for system miniaturization. A MEMS energy harvester of 0.005 cm$^3$ size, co-integrated with the CMOS conditioning circuit, outputs a peak rectified DC power of 40.6 $\mu$W and achieves a record DC power density of 8.12 mW/cm$^3$ when compared to state-of-the-art harvesters.

Index Terms—Keywords: Energy harvesting, MEMS, energy conversion, piezoelectric transducer, rectification, power conditioning.

I. INTRODUCTION

The Internet of Things (IoT) continues to expand in both number and variety and the deployment of wireless sensor networks (WSN) has been developed to interconnect the physical and cyber worlds. Harvesting ambient vibration energy for self-powered wireless sensors has received much research interest in recent years [1]–[11]. Among the various vibration energy harvesters, piezoelectricity has been widely used due to its high power density and integration with conventional CMOS circuits [12]–[14]. During real-world implementations, miniaturization of the entire integrated energy harvesting system has been one of the key challenges. In addition, the output power from miniaturized harvesters also need to meet requirements to continuously power the sensors and periodically send wireless data [15]–[17]. However, output power and the generated voltage from a miniaturized piezoelectric transducer (PT) are usually much lower than macroscopic PTs. Hence an efficient interface circuit is needed to increase the power extraction efficiency while ensuring that miniaturization benefits are not compromised [18], [19]. A complete vibration energy harvesting system consists of a PT and an interface circuit, which rectifies, manages and regulates the harvested energy to provide a stable DC power supply for load electronics [20]. An system block diagram is shown in Fig. 1a and a miniaturized energy harvesting prototype is fabricated and shown in Fig. 1b. The size of the prototype is 1 cm $\times$ 1 cm $\times$ 0.4 cm and it consists of a cantilevered MEMS (Microelectromechanical Systems) PT, a CMOS interface circuit, an inductor and several capacitors.

In order to rectify the raw power generated from a PT, a full-bridge rectifier (FBR) is widely employed due to its simplicity and stability [20], [21]. Fig. 2a shows the circuit diagram of a full-bridge rectifier and the associated waveforms. The PT while vibrating is modeled as a current source $I_P$ in parallel with a capacitor $C_P$. Power rectification is typically achieved by a FBR, which consists of four diodes, into a storage capacitor $C_S$. The signal $V_{PT}$ in the waveform is the voltage across the PT. From the waveform, it can be seen that $V_{PT}$ needs to attain either $V_S + 2V_D$ or $-(V_S + 2V_D)$ in order to transfer energy into $C_S$, where $V_D$ is the forward voltage drop of the diodes. Hence, $V_{PT}$ needs to be flipped between these two voltage levels for each half period and the energy used to flip $V_{PT}$ is wasted, which is illustrated as fully shaded areas in the $I_P$ graph. Assuming the open-circuit voltage amplitude generated from the PT is $V_{OC}$, the condition for a FBR to start operating is:

$$V_{OC} > V_S + 2V_D$$

(1)

If equation (1) is not satisfied, all generated energy is wasted (internally dissipated in the harvester front-end). Even if it is marginally satisfied, most of energy is wasted and the power efficiency is extremely low in this case. A FBR may have acceptable power efficiency while employing a macroscopic PT, which can generate relatively high open-circuit voltage. However, MEMS (microelectromechanical system) energy harvesters have been widely employed for miniaturization in the past decade [22]–[25]. If a MEMS PT is employed, the generated voltage can be much lower. For example, assuming
$V_S = 3$ V and $V_D = 0.3$ V, $V_{OC}$ needs to attain 3.6 V (or 7.2 V peak-to-peak) to be able to turn on the diodes, which can be difficult to achieve for a MEMS PT at low vibration levels. Therefore, in order to increase the extracted power, many active interface circuits have been proposed in recent years [26]–[36]. Most of these circuits employ inductors and synchronous switches to perform nonlinear energy extraction, such as synchronized switch harvesting on inductor (SSHI), synchronous electric charge extraction (SECE), etc [37]–[45].

In this paper, a MEMS PT is fabricated and integrated with a SSHI interface circuit implemented in a 0.35 $\mu$m CMOS process. The system shows a significant performance improvement while using the SSHI circuit on the MEMS harvester compared with using a FBR rectifier and it provides useful rectified DC power and system integration in a compact volume (0.4 cm$^3$).

### II. OUTPUT POWER MODELING

#### A. Full-bridge rectifier

This section models the full-bridge rectifier (FBR) and analyzes the DC power transferred into the capacitor $C_S$. The circuit diagram of a FBR is shown in Fig. 2a. While the PT is vibrating, the current source can be expressed as $I_P = I_0 \sin(\omega t)$, where $\omega$ is the excitation frequency. Hence, the charge generated in a half period is:

$$Q_{total} = \int_0^{\frac{\pi}{\omega}} I_0 \sin \omega t dt = \frac{2I_0}{\omega}$$ (2)

If the PT is in an open circuit, the open-circuit zero-peak amplitude can be calculated as:

$$V_{OC} = \frac{1}{2} \frac{Q_{total}}{C_P} = \frac{I_0}{\omega C_P}$$ (3)

---

**Fig. 1:** System block diagram and a fabricated prototype of a complete vibration energy harvesting system (a) system block diagram (b) prototype of size 1 cm $\times$ 1 cm $\times$ 0.4 cm.

**Fig. 2:** (a) Full-bridge rectifier and associated waveforms. (b) SSHI circuit and associated waveforms.
As a certain amount of charge is wasted to flip \( V_{PT} \) between \( V_S + 2V_D \) and \( -(V_S + 2V_D) \), the remaining charge transferred into \( C_S \) can be expressed as:

\[
Q_{FBR} = Q_{\text{total}} - 2(V_S + 2V_D)C_P
\]  

(4)

Hence, the energy flowing into \( C_S \) is:

\[
E_{FBR} = V_S Q_{FBR} = 2C_P V_S (V_{OC} - V_S - 2V_D)
\]  

(5)

Therefore, the extracted power in this half period is:

\[
P_{FBR} = \frac{E_{FBR}}{T/2} = 4C_P V_S f_p (V_{OC} - V_S - 2V_D)
\]  

(6)

It can be found that the maximum power point (MPP) of \( P_{FBR} \) is obtained when \( V_S = \frac{V_{OC}}{2} - V_D \). The peak power transferred to \( C_S \) is:

\[
P_{FBR(\text{max})} = 4C_P f_p (\frac{V_{OC}}{2} - V_D)^2
\]  

(7)

Assuming the forward voltage drop of the diodes, \( V_D \), is ignorable, the peak power can be rewritten as:

\[
P_{FBR(\text{max})} = C_P f_p V_{OC}^2
\]  

(8)

B. SSHI circuit

In order to minimize the wasted charge due to flipping the voltage \( V_{PT} \) across the PT, the synchronized switch harvesting on inductor (SSHI) interface circuit has been proposed and implemented to increase the power extraction efficiency [44]. The circuit diagram and the associated waveforms are shown in Fig. 2b. In the SSHI rectifier, an inductor is employed to form an RLC oscillation loop to flip \( V_{PT} \). The pulse signal \( \phi_F \) is synchronously generated and its pulsewidth is adjusted to be a half-pseudo period of the RLC system. During the pulse \( \phi_F \), \( V_{PT} \) is flipped with a loss \( V_F \), which can be expressed as:

\[
V_F = (V_S + 2V_D)(1 - e^{-\frac{\pi V_F}{\sqrt{2} \eta_F}}) = (V_S + 2V_D)\eta_F
\]  

(9)

where the threshold \( V_F \) is illustrated in Fig. 2b, which represents the voltage loss after one flip. \( R \) is the total resistance in the RLC loop, which consists of the DC resistance of the inductor, the ON resistance of switches and other parasitic resistance in wires and contacts. \( \eta_F \) is the voltage loss ratio between 0 and 1 and it is expressed as \( \eta_F = 1 - e^{-\frac{\pi V_F}{\sqrt{2} \sqrt{2} \eta_C}} \).

As \( V_F \) is the voltage loss after one flip in a half period, the remaining charge flowing into \( C_S \) is:

\[
Q_{S(\text{SSHI})} = Q_{\text{total}} - C_P V_F = C_P (2V_{OC} - V_F)
\]  

(10)

Hence, the extracted power is:

\[
P_{\text{SSHI}} = 2f_p C_P V_S (2V_{OC} - V_F)
\]

\[
= 2f_p C_P V_S (2V_{OC} - (V_S + 2V_D)\eta_F)
\]  

(11)

The power attains its MPP when \( V_S = \frac{V_{OC}}{\eta_F} - V_D \) and the maximum power can be calculated as:

\[
P_{\text{SSHI}(\text{max})} = 2C_P f_p \eta_F (\frac{V_{OC}}{\eta_F} - V_D)^2 = \frac{2}{\eta_F} C_P f_p V_{OC}^2
\]  

(12)

where \( V_D \) is ignored. Comparing the MPP values in equations (8) and (12), the performance improvement of using a SSHI circuit compared to a FBR can be expressed as:

\[
\frac{P_{\text{SSHI}}}{P_{FBR}} = \frac{2}{\eta_F}
\]  

(13)

It can be found that the performance improvement does not depend on excitation level \( (V_{OC}) \), but \( \eta_F \). Hence, we need to increase \( L \) or decrease \( C_P \) or \( R \) to obtain a higher performance from a SSHI circuit. The inductance \( L \) can be increased in a wide range of inductor selections; however, the DC resistance on an inductor should always be considered since larger \( L \) in a given volume usually introduces higher DC resistance. The resistance \( R \) can be decreased from the inductor selection and the design of the circuits, especially the analogue switches controlling the inductor shown in Fig. 2b. The \( C_P \) is the inherent capacitance of the PT; hence, it can only be deceased during MEMS design.

III. SSHI CIRCUIT IMPLEMENTATIONS

This section presents the circuit implementation of a SSHI rectifier and the system architecture is shown in Fig. 3, which consists of a zero-crossing detection block, a pulse generation block and two analog switches. The full bridge rectifier is formed by four off-chip Schottky diodes and the forward voltage drop is around \( V_D \approx 0.3 \) V. The zero-crossing block aims to find the zero-current moment of \( I_P \), which is the right moment to flip \( V_{PT} \). In order to find this moment, two continuous-time comparators are employed to compare the both electrodes of the PT, \( V_P \) and \( V_N \), with a reference voltage \( V_{ref} \). While \( I_P \) is close to zero, the diodes of the FBR are just about to turn OFF. At this moment, one of \( V_P \) and \( V_N \) is close to \( -V_D \) and the other one is close to \( V_S + V_D \). The reference voltage \( V_{ref} \) is set slightly higher than \( -V_D \) to detect the moment while one of \( V_P \) and \( V_N \) leaves \( -V_D \) and this is the moment while \( I_P \) is close to zero. The outputs of the two comparators are ANDeD and the signal \( SY \) is a synchronous signal which consists of a rising edge at each zero \( I_P \) moment. A pulse signal \( \phi_F \) is then generated according to each rising edge of \( SY \) to control the analog switches to flip \( V_{PT} \). The pulse of \( \phi_F \) should be adjusted to be a half pseudo-period of the RLC oscillation system to achieve the maximum voltage flipping efficiency.

The pulse generation block aims to generate the fixed-width pulse signal, \( \phi_F \) from \( SY \) and the circuit diagram is shown in Fig. 3. This pulse generator is a AND gate where the signal \( SY \) is ANDeD with the delayed and inverted version of itself. The delay is achieved using two weak inverters charging up capacitors. The total capacitance formed by 6 on-chip capacitors can be adjusted by a 6-bit signal controlling the six switches \( C_5 \) to \( C_0 \). This 6-bit signal can be set externally.
to adjust the capacitance. With the help of this block, a pulse $\phi_F$ is generated with its pulsewidth adjusted to a half pseudo-period of the RLC oscillation loop, which approximately equals to $2\pi \sqrt{LC}$. This pulse signal then closes the RLC loop to flip the voltage $V_{PT}$. The next section presents the design and the modeling of a piezoelectric energy harvester in MEMS process, which is integrated with the CMOS SSHI circuit in following experiments for power measurements. The SSHI is designed and fabricated in 0.35 $\mu$m HV CMOS process and the optical die photo is shown in Fig. 3. The active area of the SSHI circuit is around 0.15 mm$^2$.

IV. MEMS VIBRATION ENERGY HARVESTER

The MEMS vibration energy harvester employed for the integration was an in-house device developed using the most fundamental cantilever topology and an AlN (aluminum nitride) on SOI (silicon on insulator) process.

The FEA (finite element analysis) simulation of the 3.5 mm wide and long cantilever design is shown in figures 4a to 4c. The fundamental mode resonant frequencies of the micro-cantilever where 50% of the beam length is occupied by end mass is predicted at 202 Hz as shown in figure 4a. The micro-cantilevers can be driven to experience approximately 300 MPa of peak stress (a typical design limit for silicon resonators) at 120 g of acceleration loading on the shuttle mass and a peak displacement amplitude of about 1 mm as shown in figure 4b. This level of shuttle travel is relatively large for typical MEMS oscillators, which requires a deep cavity chip carrier to accommodate the silicon device. The induced stress across the beam length is shown in figure 4c.

The MEMS fabrication process is shown in Fig. 4d. The fabricated devices were made up of a stack of materials consisting of: 10 $\mu$m thick doped silicon as the device layer with 0.5 $\mu$m thick AlN piezoelectric layer on top and a further 1 $\mu$m thick Al top electrode layer on top of AlN. The proof mass was achieved using un-etched regions of the 400 $\mu$m thick silicon handle wafer underneath the device silicon. The device is placed in a custom laser-cut, leadless chip carrier for testing.

V. EXPERIMENTS

This section presents the measured output power of the MEMS cantilevered PT with a resistive load, a full-bridge rectifier (FBR) and a SSHI circuit. First, the mechanical specifications, optimal resistive load and AC output power consumed in a matched resistive load are measured. The cantilevered MEMS PT is assembled into a custom laser-cut leadless chip carrier (LCC44); the chip carrier and the MEMS cantilever are shown in Fig. 1b. During the measurements, the chip carrier containing the PT is placed on a shaker excited at the natural frequency of the PT. In order to measure the AC output power consumed in a impedance-matched resistive load, the natural frequency should first be found. Fig. 6a shows the measured open-circuit voltage amplitude, noted as $V_{OC}$, over a range of excitation frequencies. From this figure, the natural frequency of the micro cantilever is found to be around 199 Hz. After finding the natural frequency, the PT is then excited at its resonance and connected to a variable resistor to find the optimal resistive load matching the internal impedance of the PT. The power consumed in the variable resistor is
Fig. 4: (a) Fundamental resonant frequency, 202 Hz, for the micro-cantilever (3.5 mm square) where 50% of the beam length is occupied by end mass. (b) Peak displacement of $\sim 1$ mm for the micro-cantilevers when driven to a peak stress of 300 MPa with 120 g response acceleration loading on the shuttle mass. (c) Induced stress distribution along the cantilever length. (d) A cantilevered MEMS PT with MEMS process showing different layers with corresponding thickness.

Fig. 5: (a) Optical microphoto of MEMS process with different layers. (b) Measured open-circuit voltage amplitude.
According to the performance improvement equation obtained in (13), the voltage flip loss ratios for these four inductor values can be calculated as $\eta_{0.1\, \mu H} \approx 0.59$, $\eta_{0.22\, \mu H} \approx 0.41$, $\eta_{0.47\, \mu H} \approx 0.31$ and $\eta_{1\, \mu H} \approx 0.25$, respectively. Comparing with the waveforms obtained in Fig. 7, the measured voltage flip losses for different inductor values approximately match the theoretical values obtained with (13).

Fig. 8b shows the output power under a range of excitation levels up to $3\, \text{m/s}^2$, which corresponds to an open-circuit voltage of $V_{OC} = 5.2\, \text{V}$. During the measurements, the output voltage is fixed at $V_{S} = 4\, \text{V}$. From the results, it can be seen that the FBR can only extract energy under high excitation levels from $2.5\, \text{m/s}^2$ as it sets a high threshold due to the high $V_S$ value. Hence, the peak output power while using a FBR is only $7\, \mu W$. While the SSHI circuit is employed, the output power is significantly increased to $32\, \mu W$ with a $100\, \mu H$ inductor. This value is further increased to $40.6\, \mu W$ with a $1\, \mu H$ inductor due to higher voltage flipping efficiency. Therefore, the SSHI circuit improves the energy extraction performance by $5.8\times$ compared to the FBR.

Table I compares the work presented in this paper with prior publications. The second column shows the techniques used in each work and the following columns show the piezoelectric transducers used in experiments, operating frequency, internal capacitance of PTs, peak output power and the volume of PTs, respectively. The last column shows the power density ($\text{mW/cm}^3$) by dividing the peak output power by the PT size. From the table, it can be found that the proposed the work presented in this paper shows the highest power density at $8.12\, \text{mW/cm}^3$, which is higher than all other prior cited works. The high power density is achieved due to the custom MEMS PT and the highly efficient SSHI interface circuit. The compact design of the energy harvesting system also allows it to be implemented in miniaturized self-powered systems.

VI. CONCLUSION

This paper presents the integration of a MEMS piezoelectric energy harvester and a CMOS SSHI interface circuit to provide a peak DC output power of $40.6\, \mu W$ with a record power density at $8.12\, \text{mW/cm}^3$. The piezoelectric transducer (PT) is fabricated in a MEMS process with AlN as the piezoelectric material and the CMOS circuit is implemented in a $0.35\, \mu m$
HV (high-voltage) CMOS process. Due to the integration of a MEMS PT and a CMOS circuit, the overall system volume of an energy harvesting system can be significantly decreased to sub-cm$^3$ scale including all off-chip components. In addition, with the MEMS PT and the CMOS circuit, the measured DC output power is as high as 40.6 $\mu$W with the power improvement of 5.8$\times$ compared to a passive FBR. This demonstration shows a pathway towards miniaturized vibration-powered wireless sensor solutions as an enabling technology for the Internet of things paradigm.

REFERENCES

TABLE I: Performance comparison with state-of-the-art

<table>
<thead>
<tr>
<th>Reference</th>
<th>Technique</th>
<th>Piezoelectric transducer</th>
<th>Frequency</th>
<th>Piezoelectric capacitance</th>
<th>Peak power</th>
<th>PT size</th>
<th>Power density</th>
</tr>
</thead>
<tbody>
<tr>
<td>[37]</td>
<td>SSSI</td>
<td>Mide V22B</td>
<td>225 Hz</td>
<td>18 nF</td>
<td>68 µW</td>
<td>0.185 cm³</td>
<td>0.37 mW/cm³</td>
</tr>
<tr>
<td>[34]</td>
<td>SSHC</td>
<td>Mide V21BL</td>
<td>92 Hz</td>
<td>45 nF</td>
<td>1.2 mW</td>
<td>0.50 cm³</td>
<td>2 mW/cm³</td>
</tr>
<tr>
<td>[46]</td>
<td>PSCE</td>
<td>Mide V22B</td>
<td>173 Hz</td>
<td>19.5 nF</td>
<td>477 µW</td>
<td>0.185 cm³</td>
<td>2.58 mW/cm³</td>
</tr>
<tr>
<td>[44]</td>
<td>SSSI</td>
<td>Custom MEMS</td>
<td>155 Hz</td>
<td>8.5 nF</td>
<td>95 µW</td>
<td>0.027 cm³</td>
<td>3.5 mW/cm³</td>
</tr>
<tr>
<td>[32]</td>
<td>SSSI</td>
<td>Mide V22B</td>
<td>134 Hz</td>
<td>26 nF</td>
<td>500 µW</td>
<td>0.185 cm³</td>
<td>2.7 mW/cm³</td>
</tr>
</tbody>
</table>

This work SSSI Custom MEMS 199 Hz 2.82 nF 40.6 µW 0.005 cm³ 8.12 mW/cm³


